A 1v Second Order Sigma-delta Modulator
نویسندگان
چکیده
A second order switched capacitor sigma-delta modulator operating at a supply voltage of 1 V is presented. This low supply voltage restricts the gate overdrive voltage available for switching transistors. The design relies on the elimination of critical switches by using a modified switched op amp for the integrator and novel switched half-supply and reference voltage generators. The design has been carried out in a fully differential configuration in order to minimize errors arising from charge injection and clock-feedthrough effects. The converter has been implemented using a conventional 0.8 μm double-poly double-metal CMOS process, having a nominal threshold voltage of 0.75 V. Test results, showing more than 9 bits of resolution with an oversampling ratio of 64, are also presented.
منابع مشابه
Performance Scrutiny of Two Control Schemes Based on DSM and HB in Active Power Filter
This paper presents a comparative analysis between two current control strategies, constant source power and generalized Fryze current, used in Active Power Filter (APF) applications having three different modulation methods. The Hysteresis Band (HB) and first-order Delta-Sigma Modulation (DSM) as well as the second-order DSM is applied. The power section of the active power filter is viewed as...
متن کاملA New Approach to Design Low Power Continues-Time Sigma-Delta Modulators
This paper presents the design of a low power second-order continuous-time sigma-delta modulator for low power applications. The loop filter of this modulator has been implemented based on the nonlinear transconductance-capacitor (Gm-C) by employing current-mode technique. The nonlinear transconductance uses floating gate MOS (FG-MOS) transistors that operate in weak inversion region. The propo...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملQuadrature delta sigma modular design with adjustable bandwidth and center frequency
In this paper, a flexible Continuous time (CT) feedforward (FF) quadrature delta sigma modulator (QDSM) with variable bandwidth (BW) is proposed. The modulator BW and center frequency (fc) are variable which can be adjusted with two separate parameters. The modulator signal-to-noise ratio (SNR) will be optimized by these parameters at every center frequency and bandwidth. The modulator BW is ch...
متن کامل